Regviz

Espressif Systems /ESP32-P4 /LP_TSENS /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/LP_TSENS/CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0OUT0 (READY)READY 0 (SAMPLE_EN)SAMPLE_EN 0 (WAKEUP_MASK)WAKEUP_MASK 0 (INT_EN)INT_EN 0 (IN_INV)IN_INV 0CLK_DIV0 (POWER_UP)POWER_UP 0 (POWER_UP_FORCE)POWER_UP_FORCE

Description

Tsens configuration.

Fields

OUT

Temperature sensor data out.
READY

Indicate temperature sensor out ready.
SAMPLE_EN

Enable sample signal for wakeup module.
WAKEUP_MASK

Wake up signal mask.
INT_EN

Enable temperature sensor to send out interrupt.
IN_INV

Invert temperature sensor data.
CLK_DIV

Temperature sensor clock divider.
POWER_UP

Temperature sensor power up.
POWER_UP_FORCE

1: dump out & power up controlled by SW, 0: by FSM.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd